An efficient algorithm for gate matrix compactions

The authors present an efficient algorithm to minimize the layout area by taking the physical sizes of each line, variable net spacing, contact offset, diffusion line offset, and metal line offset into consideration. This algorithm can be used as a postprocessing step for the gate matrix layout. Significant reduction in the layout area, compared to results without performing layout compaction, is achieved.<>