DocumentCode :
2440681
Title :
Intra-application cache partitioning
Author :
Muralidhara, Sai Prashanth ; Kandemir, Mahmut ; Raghavan, Padma
Author_Institution :
Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA, USA
fYear :
2010
fDate :
19-23 April 2010
Firstpage :
1
Lastpage :
12
Abstract :
Efficient management of shared on-chip resources such as the shared level 2 (L2) cache has become an important problem with the emergence of chip multiprocessors (CMPs). Partitioning the shared cache in chip multiprocessors (CMPs) among concurrently executing applications can provide important benefits such as throughput improvement, fairness guarantees, and quality of service (QoS) enhancements. In this paper, we pose an interesting related question, which is, if partitioning the shared cache space among concurrently executing threads of the same application can enhance the application performance. We address this problem by identifying and speeding up the slowest thread, also termed as the critical path thread, during each execution interval since the overall performance of a multithreaded application is determined by the critical path thread. To do so, we propose a dynamic, runtime system based, cache partitioning scheme that partitions the shared cache space dynamically among the individual threads of a given application. In a nutshell, we wish to take some cache space away from the faster threads and give it to the critical path thread at each execution interval. We show that speeding up the critical path thread this way, results in overall performance enhancement of the application execution in the long term. Our experimental evaluation indicates that, the proposed dynamic cache partitioning scheme yields benefits up to 15% over a shared cache with no partitions, up to 23% over a statically partitioned cache (private cache) and up to 20% over a throughput-oriented scheme.
Keywords :
cache storage; microprocessor chips; multi-threading; multiprocessing systems; performance evaluation; quality of service; CMP; L2 cache; QoS enhancements; chip multiprocessors; critical path thread; dynamic cache partitioning scheme; fairness guarantees; intraapplication cache partitioning; multithreaded application; performance enhancement; private cache; quality of service enhancement; runtime system based partititioning; shared cache space; shared level 2 cache; shared on-chip resources; statically partitioned cache; throughput improvement;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Parallel & Distributed Processing (IPDPS), 2010 IEEE International Symposium on
Conference_Location :
Atlanta, GA
ISSN :
1530-2075
Print_ISBN :
978-1-4244-6442-5
Type :
conf
DOI :
10.1109/IPDPS.2010.5470416
Filename :
5470416
Link To Document :
بازگشت