Linking fabrication and parametric testing to VLSI design courses

The actual versus simulated performance of VLSI systems is dependent on the accuracy of the simulation model parameters and the soundness of the design rules used. Future process engineers must be schooled in VLSI design principles, while at the same time understanding the origin of the process based design rules and the statistical variation of device model parameters. This paper describes RIT´s implementation of course work to meet these goals