Title :
An FPGA based parameterizable system for matrix product implementation
Author :
Amira, A. ; Bensaali, F.
Author_Institution :
Sch. of Comput. Sci., Queen´´s Univ., Belfast, UK
Abstract :
This paper presents novel architectures for efficient implementations of matrix product using an FPGA based parameterizable system. These operations are important in many signal and image processing applications including image and speech compression, filtering, coding and beamforming. Two novel architectures for matrix multiplication using both systolic architecture and distributed arithmetic design methodologies are presented. The first approach uses the Baugh-Wooley algorithm for a systolic architecture implementation. The second approach Is based on both distributed arithmetic ROM and accumulator structure. Implementations of the algorithms on a Xilinx FPGA board are described. Distributed arithmetic approach exhibits better performances when compared with the systolic architecture approach.
Keywords :
array signal processing; data compression; distributed arithmetic; image processing equipment; matrix multiplication; signal processing equipment; speech coding; systolic arrays; Baugh-Wooley algorithm; Xilinx FPGA board; accumulator structure; beamforming; coding; distributed arithmetic ROM; distributed arithmetic design methodologies; filtering; image compression; image processing applications; matrix multiplication; matrix product; matrix product implementation; parameterizable system; signal processing applications; speech compression; systolic architecture; systolic architecture implementation; Arithmetic; Array signal processing; Design methodology; Field programmable gate arrays; Filtering; Image coding; Image processing; Signal processing; Speech coding; Speech processing;
Conference_Titel :
Signal Processing Systems, 2002. (SIPS '02). IEEE Workshop on
Print_ISBN :
0-7803-7587-4
DOI :
10.1109/SIPS.2002.1049688