A 1.2 GIP general purpose digital image processor

In this paper we present a new processor (DIP chip) for image compression which combines principles of multi-pipeline and array processing. The device is not specific to any one image compression algorithm, and can be regarded as a general purpose processor. The main aim of this paper is to describe our solutions to problems associated with the large bandwidth required, for both image data and instruction streams. We also address the necessary problem of increasing the array clock frequency relative to the input/output clock frequency without the need for a large on chip instruction cache, or fast external clock speeds