A high-performance & low-power unified 4×4 / 8×8 transform architecture for the H.264/AVC Codec

In this paper, we propose a high performance and low power unified 8 times 8 transform and 4 times 4 transform architecture for the H.264/AVC codec. The proposed architecture integrates 4 times 4 transforms and 8 times 8 transforms in the common architecture with reusability, which reduces complexity significantly. Also, we simplify the transform architecture and data flow to get the high performance merit without decomposition. Furthermore 8times8 transforms can be processed in 5 cycles by parallel processing. This way the transform architecture can process full-HD (1080p) video images at 27 MHz clock frequency, therefore we get the low power merit. As a result, the proposed architecture trades-off high performance and low power against chip area.