A revised low power test architecture

Circuit switching activity during scan test is high and results in high average and instantaneous power consumption, which is becoming a concern for scan-based architecture. This paper presents a novel low power compression architecture for scan testing. A low power feedback MUX is added to the scan chains structure. Also, this paper maps the sequential test planning problems to a combinational circuit which can deal with arbitrary at-speed delay-test clock schemes.