DocumentCode
2530020
Title
FPGA Implementation of the Bilinear Interpolation Algorithm for Image Demosaicking
Author
Fuentes, Iván Olaf Hernández ; Bravo-Zanoguera, M.E. ; Yáñez, Guillermo Galaviz
Author_Institution
Fac. de Ing., Univ. Autonoma de Baja California, Mexicali, Mexico
fYear
2009
fDate
26-28 Feb. 2009
Firstpage
25
Lastpage
28
Abstract
Current image sensors offer a raw output that incorporates a bayer color filter pattern, and additional processing is required to obtain a full color image. This paper presents a bilinear interpolation algorithm to demosaick images with bayer color pattern; the algorithm is implemented in a single field programmable gate array (FPGA) device using a pipelined architecture. A comparison between images obtained with the FGPA-based interpolation and a software-based interpolation using Matlab demosaicking function is presented. The proposed FPGA demosaick algorithm achieves reasonable image quality, and it is an economic alternative for smart camera devices.
Keywords
field programmable gate arrays; filtering theory; image colour analysis; image reconstruction; image sensors; interpolation; pipeline processing; FPGA implementation; Matlab function; bayer color filter pattern; bilinear interpolation algorithm; field programmable gate array; image demosaicking; image sensor; pipelined architecture; smart camera device; Application software; Communication system control; Field programmable gate arrays; Interpolation; Organizing; Power electronics; Power engineering and energy; Process control; Robots; Signal processing; Bilinear Interpolation; FPGA; Pipelined processing;
fLanguage
English
Publisher
ieee
Conference_Titel
Electrical, Communications, and Computers, 2009. CONIELECOMP 2009. International Conference on
Conference_Location
Cholula, Puebla
Print_ISBN
978-0-7695-3587-6
Electronic_ISBN
978-0-7695-3587-6
Type
conf
DOI
10.1109/CONIELECOMP.2009.47
Filename
5163883
Link To Document