A New Carrier-Based PWM for the Reduction of Common Mode Currents Applied to Neutral-Point-Clamped Inverters

Inverters used in adjustable speed drives create common mode voltages with high dv/dt transitions resulting in high frequency common mode currents which flow to the ground through stray capacitances. These common mode currents are known to damage the bearings of electric machines and cause malfunctions in other surrounding electronic devices, and therefore need to be confined by using bulky and expensive electromagnetic compatibility (EMC) filters. The presented work focuses on the three levels neutral-point-clamped (NPC) inverter and proposes a new pulse width modulation (PWM) strategy for the reduction of common mode currents by lowering the number of step variations of the common mode voltage. Unlike previous strategies, this carrier-based PWM pays attention to the real phenomena involved in the generation of common mode currents so as to efficiently reduce them by avoiding dead time effects. The new strategy has been implemented in a 20 kVA prototype and the experimental results presented in this paper confirm its best EMC behavior compared with classical PWM.