On Increasing Signal Integrity with Minimal Decap Insertion in Area-Array SoC Floorplan Design

With technology further scaling into deep submicron era, power supply noise become an important problem. Power supply noise problem is getting worse due to serious IR-drop and simultaneous switching noise, and decoupling capacitance (decap) insertion is commonly applied to alleviate the noise. There exist some approaches to addressing this issue, but they suffer either from over-design problem or late decap insertion during design stage. In this paper, we propose a methodology to insert decap in a more efficient and effective way during early design stage in area-array designs. The experimental results are encouraging. Compared with other approaches in (Zhao et al., 2002) and (Yan et al., 2005), we have inserted enough decap to meet supply noise constraint while others employ more area.