DocumentCode
2551374
Title
Crosstalk-constrained performance optimization by using wire sizing and perturbation
Author
Pan, Song-Ra ; Chang, Yao-Wen
Author_Institution
Dept. of Comput. & Inf. Sci., Nat. Chiao Tung Univ., Hsinchu, Taiwan
fYear
2000
fDate
2000
Firstpage
581
Lastpage
584
Abstract
In this paper, we propose a unified wire sizing and perturbation algorithm for crosstalk-constrained performance optimization that is applicable to general routing structures. Our algorithm is based on a two-stage iterative technique: we first perturb all wires to the positions with the minimum delay, then we adjust the wire sizes to further optimize delay under crosstalk constraints. The unified wire sizing and perturbation technique has the property of unimodality, implying that there is a unique position resulting in the optimal delay and crosstalk. Applying these properties can dramatically reduce the search space and thus lead to a very efficient method to determine the best wire position and the optimal wire size. Experimental results show that our algorithm can achieve average improvements of 44.5% and 40.2% in delay without sacrificing area and crosstalk for the 0.18 μm and 0.25 μm process technologies, respectively. Further, we develop an effective incremental update technique that can substantially speed up the runtime. Empirically, this technique can reduce runtime by 10 times
Keywords
circuit layout CAD; iterative methods; crosstalk constraints; crosstalk-constrained performance optimization; general routing structures; perturbation; two-stage iterative technique; wire sizing; Coupling circuits; Crosstalk; Delay; Integrated circuit interconnections; Iterative algorithms; Optimization; Perturbation methods; Runtime; Space technology; Wire;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Design, 2000. Proceedings. 2000 International Conference on
Conference_Location
Austin, TX
ISSN
1063-6404
Print_ISBN
0-7695-0801-4
Type
conf
DOI
10.1109/ICCD.2000.878348
Filename
878348
Link To Document