Efficient techniques for reducing IDDQ observation time for sequential circuits

In IDDQ testing, long testing time is one of the significant problems, because IDDQ measurement is a time consuming process. In order to reduce the testing time, it is important do reduce the number of IDDQ observation vectors rather than the number of total test vectors. In this paper we, propose efficient techniques to select small number of IDDQ observation vectors. The proposed techniques are use of a concept of essential vectors and concurrent fault simulation. Experimental results for ISCAS ´89 benchmark circuits show that the proposed technique reduces the number of IDDQ observation vectors with short computational time