Adaptive TDTL with enhanced performance using sample sensing technique

This paper proposes an adaptive time delay digital tanlock loop architecture with enhanced performance. The new loop includes an error-sensing block that monitors the sample values in the delayed path and subsequently adjusts the digital filter gain before the system goes out of lock. Simulation and FPGA implementation show that the loop can efficiently handle large frequency disturbances that may otherwise result in out of lock conditions