DocumentCode
2570935
Title
A Framework for Effective Memory Optimization of High Performance Computing Applications
Author
Lu, Pingjing ; Che, Yonggang ; Wang, Zhenghua
Author_Institution
Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China
fYear
2009
fDate
25-27 June 2009
Firstpage
95
Lastpage
102
Abstract
Memory wall is an important factor that influences program performance, and its alleviation relies on memory optimization of the program. Static approaches optimize memory performance based on analytical models that are hard to achieve because of increasing architecture complexity and code structures. Execution-driven approaches like iterative compilation achieve it by executing different versions of the program on actual platforms and select the one that renders best performance, outperforming static compilation approaches significantly. But the expensive compilation cost has limited their application scope to embedded applications and a small group of math kernels. This paper proposes a different approach-Combining Model and Iterative Compilation for Effective Memory Optimization (MICEMemO). Such an approach first constructs a memory optimization model based on hardware performance counters to decide how and when to apply transformations, and then selects the optimal transformation parameters using genetic algorithms. Experimental results show that our performance counter based approach can greatly reduce programs´ memory access time and influence ratio for memory reference, improve programs´ memory performance, therefore, effectively alleviate the problem of memory wall.
Keywords
genetic algorithms; iterative methods; memory architecture; software architecture; software performance evaluation; architecture complexity; code structures; effective memory optimization; genetic algorithms; hardware performance counters; high performance computing; iterative compilation; math kernels; memory reference; memory wall; program memory access time; program performance; Analytical models; Application software; Computer architecture; Counting circuits; Genetic algorithms; Hardware; High performance computing; Iterative methods; Kernel; Optimization methods; Influence ratio for memory reference; Iterative compilation; Memory wall; Program transformation;
fLanguage
English
Publisher
ieee
Conference_Titel
High Performance Computing and Communications, 2009. HPCC '09. 11th IEEE International Conference on
Conference_Location
Seoul
Print_ISBN
978-1-4244-4600-1
Electronic_ISBN
978-0-7695-3738-2
Type
conf
DOI
10.1109/HPCC.2009.60
Filename
5166981
Link To Document