BIST analyzer: A training platform for SoC testing

Linear feedback shift registers (LFSR) and other pseudo-random pattern generators (PRPG) have become one of the central elements used in testing and self testing of contemporary complex electronic systems like processors, controllers, and high-performance integrated circuits. The current paper describes a training and research tool for learning basic and advanced issues related to PRPG-based test pattern generation. Unlike other similar systems, this tool facilitates study of various test optimization problems, allows fault coverage analysis for different circuits and with different LFSR parameters. The main didactic aim of the tool is presenting complicated concepts in a comprehensive graphical and analytical way. The multi-platform JAVA runtime environment allows for easy access and usage of the tool both in a classroom and at home. The BIST analyzer represents an integrated simulation, training, and research environment that supports both analytic and synthetic way of learning. Due to the above mentioned facts the tool provides a unique training platform to use in courses on electronic testing and design for testability. The BIST Analyzer has got a positive feedback from students of Darmstadt TU (Germany) and Tallinn TU (Estonia).