Title :
NODIFS: a novel, distributed circuit-partitioning based algorithm for fault simulation of combinational and sequential digital designs on loosely-coupled parallel processors
Author_Institution :
Div. of Eng., Brown Univ., Providence, RI, USA
Abstract :
The author introduces a distributed, circuit-partitioning-based algorithm for fault simulation of both combinational and sequential digital designs. In this approach, referred to as NODIFS, every component in the circuit is modeled as an asynchronous, concurrent entity that is fault simulated as soon as appropriate transitions and fault lists are asserted as its input ports. The circuit is partitioned such that components of ever partition are allocated to a unique processor of the parallel processor system. Consequently, a number of components may be concurrently fault simulated on multiple processors in NODIFS, implying significant increase in throughput. The algorithm is detailed and a mathematical proof of correctness is presented. The performance results indicate significant increase in the speedup for a few representative example digital designs
Keywords :
circuit analysis computing; failure analysis; parallel algorithms; NODIFS; asynchronous concurrent entities; combinatorial digital designs; distributed circuit-partitioning based algorithm; fault simulation; loosely-coupled parallel processors; sequential digital designs; Algorithm design and analysis; Central Processing Unit; Circuit faults; Circuit simulation; Circuit testing; Computational modeling; Design engineering; Manufacturing processes; Partitioning algorithms; Virtual manufacturing;
Conference_Titel :
Systems, Man, and Cybernetics, 1991. 'Decision Aiding for Complex Systems, Conference Proceedings., 1991 IEEE International Conference on
Conference_Location :
Charlottesville, VA
Print_ISBN :
0-7803-0233-8
DOI :
10.1109/ICSMC.1991.169978