DocumentCode
2608262
Title
A statistical parametric and probe yield analysis methodology [IC manufacture]
Author
Wong, Allan Y.
Author_Institution
KLA, Yield Manage. Co., USA
fYear
1996
fDate
6-8 Nov 1996
Firstpage
131
Lastpage
139
Abstract
This paper describes a fast and effective parametric analysis methodology for identifying and quantifying parametric sensitivity of the product yield in a semiconductor process. Starting with over 100 parametric parameters typically, this parametric analysis methodology is able to isolate the top five parametric problems that have significant yield impact. It also able to translate the parametric problems to fab process module problems that can be fixed by fab process engineers. The proposed methodology separates the product yield into two major components: a non-random systematic yield Ys and a random yield Yr. It calculates statistics for all ET (Electrical Test) parameters and identifies the critical yield limited factors based on the analysis of the statistical significance of the data groups. The proposed methodology is capable of determining the yield impacts of the parametric sensitive parameters, and it is also capable of identifying the causes of the parametric yield losses. Based on the results of the parametric analyses, it will propose a detail plan to improve the systematic yield. Applications of the proposed parametric and probe yield analysis methodology to many manufacturing lines´ data show great success in identifying and quantifying parametric yield sensitivity
Keywords
integrated circuit testing; integrated circuit yield; statistical analysis; IC manufacture; critical yield limited factors; electrical test parameters; fab process module problems; manufacturing line data; nonrandom systematic yield; parametric yield sensitivity; random yield; semiconductor process; statistical parametric yield analysis; statistical probe yield analysis; Integrated circuit testing; Monitoring; Parametric statistics; Probes; Process design; Scattering; Semiconductor device manufacture; Semiconductor device testing; Statistical analysis; System testing;
fLanguage
English
Publisher
ieee
Conference_Titel
Defect and Fault Tolerance in VLSI Systems, 1996. Proceedings., 1996 IEEE International Symposium on
Conference_Location
Boston, MA
ISSN
1550-5774
Print_ISBN
0-8186-7545-4
Type
conf
DOI
10.1109/DFTVS.1996.572012
Filename
572012
Link To Document