A neural processing node with on-chip learning

Real-time control requires adaptive, analog VLSI chips. The authors describe the design and test results of an adaptive analog processing chip. These chips are pulse coded signals for communication between processing nodes and analog weights for information storage. The adaptive rule is implemented on chip. Experimental results demonstrate that the network produces unsupervised linearly separable outputs that correspond to dominant features of the inputs