DocumentCode
2634952
Title
All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter
Author
Jeong, Jaehyun ; Iizuka, Tetsuya ; Nakura, Toru ; Ikeda, Makoto ; Asada, Kunihiro
Author_Institution
Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan
fYear
2011
fDate
25-28 Jan. 2011
Firstpage
79
Lastpage
80
Abstract
This paper presents an all-digital PMOS and NMOS process variability monitor which utilizes a simple buffer ring with a pulse counter. The proposed circuit monitors the process variability according to a count number of a single pulse which propagates on the buffer ring and a fixed logic level after the pulse vanishes. The proposed circuit has been fabricated in 65nm CMOS process and the measurement results demonstrate that we can monitor the PMOS and NMOS variabilities independently using the proposed monitoring circuit.
Keywords
CMOS digital integrated circuits; CMOS process; all-digital NMOS process variability; all-digital PMOS process variability; buffer ring utilization; fixed logic level; pulse counter; size 65 nm; Delay; Inverters; MOS devices; Monitoring; Radiation detectors; Semiconductor device measurement; Temperature measurement;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference (ASP-DAC), 2011 16th Asia and South Pacific
Conference_Location
Yokohama
ISSN
2153-6961
Print_ISBN
978-1-4244-7515-5
Type
conf
DOI
10.1109/ASPDAC.2011.5722297
Filename
5722297
Link To Document