Asynchronous self-timed circuit synthesis with timing constraints

Incorporating timing information into asynchronous self-timed circuit synthesis can improve circuit performance and simplify circuit hardware. Algorithms are presented that use timing constraints to reduce dependencies of circuit behavior on signal transitions. The resulting asynchronous self-timed circuit is not delay-insensitive in general, but preserves the desirable feature of a hazard-free design under the given timing information