Title :
Design a New Type PWM Peripherals in Nios II
Author :
Xu, Yang ; Xiang, Min
Author_Institution :
Coll. Of Autom., ChongQing Univ. Of Post & Telecommun., Chongqing, China
fDate :
March 31 2009-April 2 2009
Abstract :
Nios II is the soft-core 32 bits RISC processor of the Altera Corporation which can be implied in its FPGA. Users can design their own peripherals accord with Avalon Bus specification in Nios II system. A new design method for plus width module (PWM) peripheral is presented, which is completed by Verilog HDL. Comparing to the common PWM module, this new PWM module use the hardware units (logic elements in FPGAs) to calculate the counts of the frequency and the duty cycle, the software only write the period (Hz units) to the period register and the duty cycle (% units) to its register. This presented peripheral for the Nios II system is used successfully in FPGA, and the CPU´s runtime can be saved effectively.
Keywords :
field programmable gate arrays; hardware description languages; logic design; microprocessor chips; reduced instruction set computing; Altera Corporation; Avalon Bus specification; FPGA; Nios II; PWM peripherals; Verilog HDL; logic elements; plus width module peripheral; soft-core 32 bits RISC processor; Design automation; Educational institutions; Field programmable gate arrays; Frequency conversion; Hardware design languages; Pulse width modulation; Reduced instruction set computing; Registers; Runtime; Switches; Avalon Bus; Nios II; PWM; Verilog HDL;
Conference_Titel :
Computer Science and Information Engineering, 2009 WRI World Congress on
Conference_Location :
Los Angeles, CA
Print_ISBN :
978-0-7695-3507-4
DOI :
10.1109/CSIE.2009.535