DocumentCode
2650156
Title
A CMOS smart image sensor LSI for focal-plane compression
Author
Kawahito, Shoji ; Yoshida, Makoto ; Sasaki, Masaaki ; Miyazaki, Daisuke ; Tadokoro, Yoshiaki ; Murata, Kenji ; Doushou, Shiro ; Matsuzawa, Akira
Author_Institution
Dept. of Inf. & Comput. Sci., Toyohashi Univ. of Technol., Japan
fYear
1998
fDate
10-13 Feb 1998
Firstpage
339
Lastpage
340
Abstract
A CMOS smart image sensor LSI with video compression is presented. The proposed on-sensor compression scheme using an analog 2-D DCT processor is particularly useful to achieve low-power one-chip digital camera. A prototype image sensor LSI has been developed using 0.35 μm double polysilicon, triple metal CMOS technology. Image coding using the implemented LSI has been demonstrated
Keywords
CMOS integrated circuits; data compression; discrete cosine transforms; image sensors; large scale integration; video coding; CMOS smart image sensor LSI; CMOS technology; analog 2-D DCT processor; focal-plane compression; image coding; one-chip digital camera; prototype image sensor LSI; video compression; CMOS image sensors; CMOS technology; Capacitors; Charge coupled devices; Digital cameras; Discrete cosine transforms; Image coding; Image sensors; Large scale integration; Video compression;
fLanguage
English
Publisher
ieee
Conference_Titel
Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific
Conference_Location
Yokohama
Print_ISBN
0-7803-4425-1
Type
conf
DOI
10.1109/ASPDAC.1998.669495
Filename
669495
Link To Document