DocumentCode
2658848
Title
Peak Power Reduction Method Based on Structure of Parity-Check Matrix for LDPC Coded OFDM Transmission
Author
Muta, Osamu ; Akaiwa, Yoshihiko
Author_Institution
Graduate Sch. of Inf. Sci. & Electr. Eng., Kyushu Univ., Fukuoka
fYear
2007
fDate
22-25 April 2007
Firstpage
2841
Lastpage
2845
Abstract
In this paper, we propose a peak power reduction method for LDPC coded OFDM system, where transmit data sequence is grouped into several clusters based on structure of a low density parity-check matrix and the phase or each cluster is adjusted so as to minimize PAPR of OFDM signal by multiplying weighting factors (WFs). At the receiver, WFs are estimated with sufficient accuracy by exploiting the decoding property of LDPC code. The proposed method can be applied to not only systematic coded signal but also non-systematic one. Computer simulation results show that, when LDPC code with code-rate of R ap 1/2 is used, PAPR of OFDM signal can be reduced by about 2.4 dB without significant degradation in BLER performance as compared to perfect WF estimation in attenuated 12-path Rayleigh fading condition.
Keywords
OFDM modulation; decoding; matrix algebra; modulation coding; parity check codes; BLER; LDPC coded OFDM transmission; Rayleigh fading; block error rate; decoding property; low density parity-check matrix; peak power reduction method; transmit data sequence; weighting factor estimation; Computer simulation; Decoding; Degradation; Error correction codes; OFDM; Parity check codes; Partial transmit sequences; Peak to average power ratio; Phase estimation; Turbo codes;
fLanguage
English
Publisher
ieee
Conference_Titel
Vehicular Technology Conference, 2007. VTC2007-Spring. IEEE 65th
Conference_Location
Dublin
ISSN
1550-2252
Print_ISBN
1-4244-0266-2
Type
conf
DOI
10.1109/VETECS.2007.583
Filename
4213011
Link To Document