Effective clock-feedthrough reduction in switched capacitor circuits

Techniques for the suppression of clock-feedthrough errors in CMOS switched capacitor circuits, such as differential, quasi-differential, and feedback-based suppression, are described. Example circuits are used to illustrate the techniques and to show how, in proper implementation, systematic errors can be avoided and maximum feedthrough suppression obtained. Simulation results to demonstrate the effectiveness of the described techniques are presented