Power analysis and optimization methods of the pipelined array multiplier

In this paper, we presented a feasible method of pre-distributing the operators by some additional logic to reduce the dynamic power dissipation in a pipelined array multiplier, and evaluated the results by the flexible estimation methods, gate-level simulation or register-annotated simulation. The experimental results indicated that this internal optimization reduced the power consumption of this circuit effectively.