DocumentCode
2702327
Title
An event controlled reconfigurable multi-chip FFT
Author
Morton, Shannon V. ; Appleton, Sam S. ; Liebelt, Michael J.
Author_Institution
Dept. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia
fYear
1994
fDate
3-5 Nov 1994
Firstpage
144
Lastpage
153
Abstract
This paper describes the design of a FFT chip, up to eight of which may be cascaded together to produce continuous streams of transforms of up to 65536 points. The control structure is asynchronous, and hence a fast, very low power, slew-free environment is provided. Aspects of the event controlled methodology used for this, and other designs, is also presented
Keywords
fast Fourier transforms; FFT chip; asynchronous; event controlled; low power; reconfigurable multi-chip FFT; slew-free; Algorithm design and analysis; Clocks; Computer architecture; Control systems; Design engineering; Discrete Fourier transforms; Fourier transforms; Power dissipation; Power engineering and energy; Signal processing algorithms;
fLanguage
English
Publisher
ieee
Conference_Titel
Advanced Research in Asynchronous Circuits and Systems, 1994., Proceedings of the International Symposium on
Conference_Location
Salt Lake City, UT
Print_ISBN
0-8186-6210-7
Type
conf
DOI
10.1109/ASYNC.1994.656304
Filename
656304
Link To Document