Title :
Future high performance ECL microprocessors
Abstract :
The advancement of bipolar VLSI technology coupled with the lower complexity of RISC (reduced instruction set computer) architectures has made possible bipolar ECL (emitter coupled logic) implementations of single-chip instruction units with much higher clock rates. It is projected that future RISC generations will be implemented in BICMOS as well as ECL and CMOS. It is concluded that ECL-based technology should continue to produce the fastest chips, but the technology must evolve to provide even higher densities and far more on-chip memory to maintain its position
Keywords :
VLSI; bipolar integrated circuits; emitter-coupled logic; integrated circuit technology; microprocessor chips; reduced instruction set computing; technological forecasting; BICMOS; ECL microprocessors; ECL-based technology; RISC; bipolar VLSI technology; clock rates; emitter coupled logic; higher densities; on-chip memory; reduced instruction set computer; single-chip instruction units;
Conference_Titel :
VLSI Circuits, 1990. Digest of Technical Papers., 1990 Symposium on
Conference_Location :
Honolulu, Hawaii, USA
DOI :
10.1109/VLSIC.1990.111071
