Title :
A Flow Graph Technique for DFT Controller Modification
Author :
Hosseinabady, Mohammad ; Lotfi-Kamran, Pejman ; Riahi, P. ; Lombardi, Floriana ; Navabi, Zainalabedin
Author_Institution :
Dept. of Electr. & Comput. Eng., Tehran Univ.
Abstract :
This paper presents a novel DFT method which requires very small modification to a controller in RT-level description of a circuit. The control/data flow graph (CDFG) representation of an RTL circuit is used for analyzing the testability of individual RT-level operations within a hierarchical test technique. Using a non-scan arrangement, existing data paths are utilized to provide controllability and observability to RT-level operations. Furthermore, additional data paths are introduced by altering the controller states or signals. Post behavioral synthesis information and pre-computed test vectors of the individual modules are utilized. This method considerably reduces the test application time by ignoring unnecessary control states in the test process
Keywords :
data flow graphs; design for testability; integrated circuit testing; DFT controller modification; RT-level description; RTL circuit; control/data flow graph representation; design for testability; flow graph technique; post behavioral synthesis information; pre-computed test vector; Flow graphs; Testing;
Conference_Titel :
SOC Conference, 2005. Proceedings. IEEE International
Conference_Location :
Herndon, VA
Print_ISBN :
0-7803-9264-7
DOI :
10.1109/SOCC.2005.1554454