Design study of (2 x 2) core architecture for matrix multiplications via programmable graph architecture

This paper presents a 2 times 2 core architecture for matrix multiplications via the programmable graph architecture approach proposed earlier. A larger matrix-matrix multiplication can be carried out through sub-matrix decomposition. The iterative operation is completely performed with simple arithmetic operations and memory accesses. The core architecture is structurally described using Verilog and its functionality has been verified. Performance of the operation and factors influencing the execution are analyzed