Dynamic fraction control bus: new SOC on-chip communication architecture design

As technology scales toward deeper submicron, the integration of a large number of IP blocks on the same silicon die is becoming technically feasible. The on-chip communication architecture is becoming the bottleneck for these system-on-a-chips (SOC). The conventional communication architectures all have their limitations. This paper presents new communication architectures, static fraction control bus (SFCB) and dynamic fraction control bus (DFCB), to address the shortcomings of these conventional communication architectures.