Title :
A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices
Author :
Xin-Yu Shih ; Cheng-Zhou Zhan ; An-Yeu Wu
Author_Institution :
Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan
Abstract :
For the applications of next-generation channel-adaptive communication systems, a real-time programmable LDPC decoder architecture is proposed with three design techniques: divided-group comparison (DGC), adaptive wordlength assignment (AWA), and efficient early termination scheme (EETS). By utilizing programmable principle, the hardware architecture can support arbitrary Quasi-Cyclic LDPC parity check matrices, including various locations of 1´s, information bits, codeword lengths, and code rates. The prototyping LDPC decoder chip using 0.13um CMOS technology, which supports up to 23 code rates with a maximum block size of 1536 bits, only occupies 4.94 mm2 die area, operates at 125 MHz, and dissipates 58 mW power.
Keywords :
CMOS logic circuits; codecs; logic design; low-power electronics; parity check codes; programmable circuits; CMOS technology; adaptive wordlength assignment; arbitrary quasi-cyclic LDPC parity check matrices; code rates; codeword lengths; divided-group comparison; efficient early termination scheme; frequency 125 MHz; hardware architecture; information bits; next-generation channel-adaptive communication systems; power 58 mW; real-time programmable LDPC decoder chip; size 0.13 mum; Application specific integrated circuits; Application specific processors; CMOS technology; Codecs; Decoding; Hardware; Parity check codes; Prototypes; Real time systems; Very large scale integration; Low-power; Programmability; QC-LDPC;
Conference_Titel :
Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian
Conference_Location :
Taipei
Print_ISBN :
978-1-4244-4433-5
DOI :
10.1109/ASSCC.2009.5357173