DocumentCode
2765000
Title
Generation of Crystal Defects in Ge-on-Insulator (GOI) Layers in Ge-condensation Process
Author
Nakaharai, Shu ; Tezuka, Taro ; Hirashita, N. ; Toyoda, E. ; Moriyama, Y. ; Sugiyama, N. ; Takagi, Shinichi
Author_Institution
MIRAI-ASET, Kawasaki
fYear
2006
fDate
15-17 May 2006
Firstpage
1
Lastpage
2
Abstract
An ultra-thin body (UTB) Ge-on-insulator (GOI) MISFET is one of the promising candidates for the future devices structure. For fabrication of UTB GOI devices, we have fabricated an ultra-thin GOI layer by oxidizing a SiGe layer grown on an SOI layer, which is called the Ge-condensation technique, However, the GOI devices on substrates fabricated by Ge condensation exhibited large off current which might be attributable to the crystal defects in the GOI layers, hence it is very important to reduce these defects. In this article, in order to obtain an insight into reducing defects, we systematically investigated the generation process of crystal defects in the SiGe or Ge layers during the Ge-condensation process
Keywords
Ge-Si alloys; MISFET; condensation; crystal defects; oxidation; semiconductor-insulator boundaries; Ge-condensation process; Ge-on-insulator layers; MISFET; SiGe; crystal defects; silicon-on-insulator; Atomic layer deposition; Ceramics; Fabrication; Germanium silicon alloys; MISFETs; Oxidation; Silicon germanium; Substrates; Temperature; Wafer bonding;
fLanguage
English
Publisher
ieee
Conference_Titel
SiGe Technology and Device Meeting, 2006. ISTDM 2006. Third International
Conference_Location
Princeton, NJ
Print_ISBN
1-4244-0461-4
Type
conf
DOI
10.1109/ISTDM.2006.246534
Filename
1716028
Link To Document