Title :
Evaluating the Problem of Process Mapping on Network-on-Chip for Parallel Applications
Author :
Avelar, Cíntia P. ; Oliveira, Poliana A C ; Freitas, Henrique C. ; Navaux, Philippe O A
Author_Institution :
Dept. of Comput. Sci., Pontifical Catholic Univ. of Minas, Belo Horizonte, Brazil
Abstract :
Process mapping on Networks-on-Chip (NoC) is an important issue for the future many-core processors. Mapping strategies can increase performance and scalability by optimizing the communication cost. However, parallel applications have a large set of collective communication performing a high traffic on the Network-on-Chip. Therefore, our goal in this paper is to evaluate the problem related to the process mapping for parallel applications. The results show that for different mappings the performance is similar. The reason can be explained by collective communication due to the high number of packets exchanged by all routers. Our evaluation shows that topology and routing protocol can influence the process mapping. Consequently, for different NoC architectures different mapping strategies must be evaluated.
Keywords :
multiprocessing systems; network-on-chip; parallel architectures; routing protocols; telecommunication network topology; NoC architectures; collective communication; communication cost; many core processor; network on chip; packet exchanging; parallel applications; process mapping; routing protocol; topology; Energy consumption; Measurement; Program processors; Routing; Scalability; Throughput; Topology;
Conference_Titel :
Architecture and Multi-Core Applications (WAMCA), 2011 Second Workshop on
Conference_Location :
Vitoria, Espirito Santo
Print_ISBN :
978-1-4673-0221-0
DOI :
10.1109/WAMCA.2011.13
