DocumentCode
2779950
Title
Low-power division: comparison among implementations of radix 4, 8 and 16
Author
Nannarelli, Alberto ; Lang, Tomas
Author_Institution
Dept. of Electr. & Comput. Eng., California Univ., Irvine, CA, USA
fYear
1999
fDate
1999
Firstpage
60
Lastpage
67
Abstract
Although division is less frequent than addition and multiplication, because of its longer latency it dissipates a substantial part of the energy in floating-point units. In this paper we explore the relation between the radix and the energy dissipated. Previous work has been done an radix-4 and radix-8 division. Here we extend this study to a radix-4 scheme with two overlapped radix-4 stages and compare the latency, area, and energy of the three implementations. Results show that by applying the low-power techniques the energy dissipation is reduced from 30% to 40%, with respect to the standard implementation. An additional 20% reduction can be obtained using a dual voltage. Moreover the energy dissipated to complete the division is roughly the same for the three radices. However, the power dissipation, proportional to the average current, increases with the radix. If reducing the energy is the priority, for the same latency radix-16 with dual voltage produces the smallest energy dissipation
Keywords
computational complexity; digital arithmetic; area; division; energy dissipation; latency; low-power division; low-power techniques; radix; radix-16; radix-4; radix-8; Circuit simulation; Clocks; Delay; Energy consumption; Energy dissipation; Libraries; Postal services; Power engineering and energy; Read only memory; Voltage;
fLanguage
English
Publisher
ieee
Conference_Titel
Computer Arithmetic, 1999. Proceedings. 14th IEEE Symposium on
Conference_Location
Adelaide, SA
ISSN
1063-6889
Print_ISBN
0-7695-0116-8
Type
conf
DOI
10.1109/ARITH.1999.762829
Filename
762829
Link To Document