An integrated methodology for the design and test of circuits using ScanPlus

This paper describes a structured test methodology which meets the test challenge of large digital ASICs. The CAD system ScanPlus is described which supports this methodology in a seamless test flow from netlist to test tape