DocumentCode
2788267
Title
A 10 GHz low phase noise VCO employing current reuse and capacitive power combining
Author
Ghosh, Diptendu ; Taylor, Stewart S. ; Tan, Yulin ; Gharpurey, Ranjit
Author_Institution
Univ. of Texas, Austin, TX, USA
fYear
2010
fDate
19-22 Sept. 2010
Firstpage
1
Lastpage
4
Abstract
A VCO employing capacitive power combining to reduce phase noise is presented. A current reuse technique is utilized to improve the phase noise per unit power metric over conventional LC oscillators. The VCO achieves a phase noise of -148.7 dBc/Hz at 20 MHz offset and a tuning range of 9.15-10.6 GHz while dissipating 30 mW from a 1.3 V supply. Implemented in a 45 nm CMOS technology, it achieves an FOM of 188 dBc/Hz while occupying an area of 0.67 mm2.
Keywords
CMOS integrated circuits; phase noise; voltage-controlled oscillators; CMOS technology; LC oscillator; capacitive power combining; current reuse; frequency 10 GHz; frequency 20 MHz; frequency 9.15 GHz to 10.6 GHz; low phase noise VCO; power 30 mW; size 45 nm; voltage 1.3 V; Couplings; Impedance; Inductors; Phase noise; Voltage-controlled oscillators; Capacitive power combining; VCO; current reuse; low phase noise; shared area inductors;
fLanguage
English
Publisher
ieee
Conference_Titel
Custom Integrated Circuits Conference (CICC), 2010 IEEE
Conference_Location
San Jose, CA
ISSN
0886-5930
Print_ISBN
978-1-4244-5758-8
Type
conf
DOI
10.1109/CICC.2010.5617434
Filename
5617434
Link To Document