DocumentCode
2796574
Title
A 0.35-μm CMOS low noise VGA
Author
Chung, Kyuyoung ; Han, Gunhee ; Kang, Sungho
Author_Institution
Dept. of Electr. & Comput. Eng., Yonsei Univ., Seoul, South Korea
fYear
2000
fDate
2000
Firstpage
5
Lastpage
8
Abstract
This paper proposes a CMOS low noise variable gain amplifier (VGA). It describes the noise optimization method of the proposed VGA. The designed VGA provides of a 0 to 21.30 dB gain variation and with bandwidth of 49 MHz. The input reflected noise voltage is 4.84 nV/sqrt-Hz at 1 MHz and noise figure is 14.53 dB(Rs=50 Ω). The VGA was fabricated using 0.35-μm CMOS technology
Keywords
CMOS analogue integrated circuits; amplifiers; circuit optimisation; gain control; integrated circuit design; integrated circuit noise; 0 to 21.3 dB; 0 to 40 MHz; 0.35 micron; 14.53 dB; 49 MHz; CMOS LNA; CMOS low noise VGA; gain control circuit; low noise amplifier; noise optimization method; submicron CMOS technology; variable gain amplifier; 1f noise; CMOS technology; Circuit noise; Electrical engineering computing; Frequency; Low-frequency noise; Noise figure; Optimization methods; Transconductance; Voltage control;
fLanguage
English
Publisher
ieee
Conference_Titel
ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on
Conference_Location
Cheju
Print_ISBN
0-7803-6470-8
Type
conf
DOI
10.1109/APASIC.2000.896894
Filename
896894
Link To Document