Title :
Bridging Behavioral and Register-Transfer Synthesis
Author :
Bhattacharya, Subhrajit ; Brglez, Franc
Author_Institution :
Department of Computer Science, Duke University/MCNC
Keywords :
Automatic control; Automatic generation control; Benchmark testing; Computer science; Delay; Hardware; Logic; Performance evaluation; Processor scheduling; Resource management;
Conference_Titel :
System Theory, 1992. Proceedings. SSST/CSA 92. The 24th Southeastern Symposium on and The 3rd Annual Symposium on Communications, Signal Processing Expert Systems, and ASIC VLSI Design
Print_ISBN :
0-8186-2665-8
DOI :
10.1109/SSST.1992.712208