Static timing analysis with rigorous exploitation of setup time margins

In this paper, a reasoning for static timing analysis with rigorous exploitation of the setup time margins is derived. This approach enables a more precise reasoning of the maximal operating frequency of high throughput standard cell designs. Besides a framework for calculations the experimental results for a typical high speed building block are presented. This technique can be applied in alliance with statistical timing approaches leading to gains in performance in the region of one technology migration step.