Title :
A new systolic array algorithm for discrete Fourier transform
Author :
Liu, Chi-Min ; Jen, Chein-Wei
Author_Institution :
Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan
Abstract :
A new systolic algorithm for computing the discrete Fourier transform (DFT) is presented. The algorithm exhibits the minimum required time O(Nta) and the computational complexity O(2N2), which are much better than the time O(Nta+Ntm) and the complexity O(4N2) in existing systolic algorithms, where ta and tm are the computation time for a complex addition and a complex multiplication, respectively, and N is the DFT length. By exerting the benefits of the algorithm and adopting the scheme of tag control, a systolic array and a two-level pipelined systolic array are designed. The resulting arrays have outstanding performance on computing speeds, hardware cost, and the number of input/output (I/O) channels
Keywords :
computational complexity; digital signal processing chips; fast Fourier transforms; parallel processing; systolic arrays; DFT; I/O channels; computational complexity; computing speeds; discrete Fourier transform; hardware cost; minimum required time; performance; systolic array; systolic array algorithm; tag control; two-level pipelined systolic array; Bandwidth; Computational complexity; Concurrent computing; Costs; Discrete Fourier transforms; Hardware; Parallel processing; Power generation; Systolic arrays; Very large scale integration;
Conference_Titel :
Circuits and Systems, 1991., IEEE International Sympoisum on
Print_ISBN :
0-7803-0050-5
DOI :
10.1109/ISCAS.1991.176739