Title :
Impact of BOX scaling on 30 nm gate length FD SOI MOSFET
Author :
Fujiwara, M. ; Morooka, T. ; Yasutake, N. ; Ohuchi, K. ; Aoki, N. ; Tanimoto, H. ; Kondo, M. ; Miyano, K. ; Inaba, S. ; Ishimaru, K. ; Ishiuchi, H.
Author_Institution :
SoC R&D Center, Toshiba Corp. Semicond. Co., Kanagawa, Japan
Abstract :
This paper presents the first demonstration of ultra-thin BOX FD SOI devices with nominal gate length of 30 nm. The characteristics of FD SOI MOSFETs are investigated in detail as TBOX is varied from 5 nm to 145 nm. In addition, optimum design regions of TBOX for achieving performance requirements are demonstrated.
Keywords :
MOSFET; nanotechnology; silicon-on-insulator; 30 nm; BOX scaling; FD SOI MOSFET; buried oxide; silicon-on-insulator; ultra-thin BOX FD SOI devices; CMOS process; Doping; Fabrication; MOSFET circuits; Manufacturing processes; Oxidation; Plasma sources; Semiconductor device manufacture; Substrates; Threshold voltage;
Conference_Titel :
SOI Conference, 2005. Proceedings. 2005 IEEE International
Print_ISBN :
0-7803-9212-4
DOI :
10.1109/SOI.2005.1563581