Title :
Novel Configurable Architecture of ML-Decomposed Binary Arithmetic Encoder for Multimedia Applications
Author :
Chen, Yu-Jen ; Tsai, Chen-Han ; Chen, Liang-Gee
Author_Institution :
Nat. Taiwan Univ., Taipei
Abstract :
A novel architecture of ML-decomposed binary arithmetic coder is proposed. Through the analysis of previous designs, the traditional processing unit is divided into two parts, MPS encoder and LPS encoder. With different arrangements of these two basic components, we develop two types of ML-decomposed structures. To increase the throughput of arithmetic coding, ML cascade architecture puts the coders in serial, while throughput-selection architecture offers several choices in parallel. Their design methodologies are described in this paper. Both methods achieve very high throughput, more than 800 M symbols/sec. And they are configurable and extensible to supply a wide range of specifications. Moreover, the proposed architecture can be used in binary arithmetic coding of various video and image standards.
Keywords :
arithmetic codes; binary codes; multimedia communication; reconfigurable architectures; LPS encoder; ML cascade architecture; ML-decomposed binary arithmetic encoder; MPS encoder; arithmetic coding; configurable architecture; multimedia application; throughput-selection architecture; Arithmetic; Automatic voltage control; Context modeling; Entropy coding; Hardware; Image coding; Pipelines; Probability distribution; Throughput; Video compression;
Conference_Titel :
VLSI Design, Automation and Test, 2007. VLSI-DAT 2007. International Symposium on
Conference_Location :
Hsinchu
Print_ISBN :
1-4244-0583-1
Electronic_ISBN :
1-4244-0583-1
DOI :
10.1109/VDAT.2007.373238