Title :
Design of sequential machines for efficient test generation
Author :
Cheng, K.-T. ; Agrawal, V.D.
Author_Institution :
AT&T Bell Lab., Murray Hill, NJ, USA
Abstract :
The authors propose design for testability at the logic synthesis level. Their state assignment is aimed at producing a reduced feedback or pipeline like structure which is easily analyzed by a sequential circuit test generator. State variables are assigned one at a time such that a state variable depends only on primary inputs and the previously assigned state variables. This results in a purely pipeline structure for finite-memory or definite machines. For other machines, the number of cycles in the implemented structure is minimized. The authors give several examples to compare their reduced feedback synthesis with another method that is aimed at reducing the amount of logic in a multilevel implementation. Results show a marked improvement in test generation time and fault coverage; in terms of logic their method did just as well as the other method.<>
Keywords :
feedback; logic testing; sequential machines; state assignment; design for testability; efficient test generation; fault coverage; finite-memory; logic synthesis; multilevel implementation; pipeline structure; reduced feedback synthesis; sequential circuit test generator; sequential machines; state assignment; test generation time; Circuit faults; Circuit synthesis; Circuit testing; Design for testability; Logic design; Logic testing; Pipelines; Sequential analysis; Sequential circuits; State feedback;
Conference_Titel :
Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on
Conference_Location :
Santa Clara, CA, USA
Print_ISBN :
0-8186-1986-4
DOI :
10.1109/ICCAD.1989.76969