Associative logic for logic network implementation

This paper will cover a development, using bipolar design, capable of implementing combinational or sequential, multi-level, multiple-output, LSI logic networks containing over 100 gates. Ten circuit blocks, each comprising a logic matrix and an amplifier section, are used. Approach is based on Si monolithic Schottky technology resulting in die area of approximately 24,000 square mils.