DocumentCode
2867637
Title
CMOS/SOS LSI implementation of Viterbi error correction circuitry
Author
Orndorff, R. ; Doak, T. ; Koralek, R.
Author_Institution
Rockwell International, Anaheim, CA USA
Volume
XXII
fYear
1979
fDate
14-16 Feb. 1979
Firstpage
44
Lastpage
45
Abstract
A communications error correction CODEC circuit using the Viterbi algorithm has been implemented with a single CMOS/SOS LSI chip, providing data communications systems with enhanced signal/noise ratios for data rates approaching 100Mb.
Keywords
Adders; CMOS logic circuits; Error correction; Flip-flops; Integrated circuit interconnections; Large scale integration; Maximum likelihood decoding; Propagation delay; Throughput; Viterbi algorithm;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1979 IEEE International
Conference_Location
Philadelphia, PA, USA
Type
conf
DOI
10.1109/ISSCC.1979.1155952
Filename
1155952
Link To Document