DocumentCode
2881415
Title
An 80ps 2500-gate bipolar macrocell array
Author
Horiguchi, Shogo ; Suzuki, M. ; Ichino, H. ; Konaka, Shogo ; Sakai, Tadashi
Author_Institution
NTT Atsugi Electrical Communication Lab., Kanagawa, Japan
Volume
XXVIII
fYear
1985
fDate
13-15 Feb. 1985
Firstpage
198
Lastpage
199
Abstract
This paper will cover a 2500-gate bipolar array with 80ps delay, which uses a macro cell design and 1μ rules. A 7.5ns 16b multiplier has been realized.
Keywords
Circuit synthesis; Delay effects; Gallium arsenide; Laboratories; Logic; Macrocell networks; Power dissipation; Resistors; Semiconductor device measurement; Switches;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1985 IEEE International
Conference_Location
New York, NY, USA
Type
conf
DOI
10.1109/ISSCC.1985.1156752
Filename
1156752
Link To Document