Title :
Design issues of the multilevel active-clamped converter
Author :
Nicolás-Apruzzese, J. ; Busquets-Monge, S. ; Bordonau, J.
Author_Institution :
Dept. of Electron. Eng., Tech. Univ. of Catalonia, Barcelona, Spain
Abstract :
This paper studies several design issues of the multilevel active-clamped (MAC) topology. Several guidelines are proposed to guarantee a proper MAC converter design and improve its performance. The inclusion of a resistor network to balance the blocking voltage of devices when the converter is in OFF state, the use of self-powered gate-driver power-supplies, or the definition of a shut-down sequence to avoid possible device failures are some of the proposals. This paper also studies the singular device current spikes that appear in the MAC topology during switching state transitions. These spikes occur owing to diode reverse recovery and to the discharging of the device output parasitic capacitances. A proper device selection reduces these current peaks, decreasing the switching losses and the converter electromagnetic interference. Experimental tests are carried out with a four-level MAC prototype to validate the analysis.
Keywords :
electromagnetic interference; power convertors; MAC converter design; MAC topology; converter electromagnetic interference; device output parasitic capacitances; multilevel active-clamped converter; multilevel active-clamped topology; self-powered gate-driver power-supplies; switching state transitions; Capacitors; Economic indicators; Logic gates; Parasitic capacitance; Switches; Switching loss; Topology;
Conference_Titel :
IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society
Conference_Location :
Melbourne, VIC
Print_ISBN :
978-1-61284-969-0
DOI :
10.1109/IECON.2011.6120034