Reconfigurable DSP IP for multimedia applications

In this paper a novel Digital Signal Processor IP for multimedia applications, is presented. Recently, develeper´s interest towards SOC architectures has been driven by mobile market explosion. Despite the increasing importance gathered by reconfigurable computing, a lack of easily retargettable cores is felt by developer´s community. This IP is intended to be the kernel for many telecommunication and multimedia algorithms computation. During the design flow, much care has been devoted to grant maximum interoperability among this DSP core and other coprocessor units, allowing to easily embed multiple functional blocks on a single FPGA. As far as performance are concerned, the proposed IP shows satisfactory results both in terms of area occupation (11% on a XILINX XCV1000) and maximum clock frequency (89 MHz after place and route process).