DocumentCode
288505
Title
Circuit design for a neuron in a pulse-coupled network
Author
Guest, Clark C.
Author_Institution
Dept. of Electr. & Comput. Eng., California Univ., San Diego, La Jolla, CA, USA
Volume
2
fYear
1994
fDate
27 Jun-2 Jul 1994
Abstract
This paper presents a baseline design for an analog-VLSI implementation of a neuron for use in a pulse-coupled neural network
Keywords
analogue processing circuits; network synthesis; neural chips; analog-VLSI implementation; pulse-coupled neural network; Circuit synthesis; Circuit testing; Fabrication; Hardware; Intelligent networks; MOSFETs; Neural networks; Neurons; Pulse circuits; Very large scale integration;
fLanguage
English
Publisher
ieee
Conference_Titel
Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IEEE International Conference on
Conference_Location
Orlando, FL
Print_ISBN
0-7803-1901-X
Type
conf
DOI
10.1109/ICNN.1994.374372
Filename
374372
Link To Document