DocumentCode
2885139
Title
A 0.5GHz CMOS digital RF memory chip
Author
Schnaitter, W. ; Lewis, Elfed ; Gordon, B.
Author_Institution
Raytheon Microelectronics Center, Andover, MA, USA
Volume
XXIX
fYear
1986
fDate
19-21 Feb. 1986
Firstpage
46
Lastpage
47
Abstract
This paper will discuss a memory using 8Kb of RAM with shift registers to convert input signals to 32b words at 15MHz for storage. Stored data may be shifted out at 0.5GHz to reconstruct the original signal. This RAM affords the analysis and synthesis of high-speed signals.
Keywords
Capacitance; Circuits; Clocks; Delay; Gallium arsenide; Inverters; Radio frequency; Random access memory; Read-write memory; Shift registers;
fLanguage
English
Publisher
ieee
Conference_Titel
Solid-State Circuits Conference. Digest of Technical Papers. 1986 IEEE International
Conference_Location
Anaheim, CA, USA
Type
conf
DOI
10.1109/ISSCC.1986.1156967
Filename
1156967
Link To Document